

BIT LINE

CELL TRANSISTOR D (DRAIN)

WORD LINE G S (SOURCE,STRAP)


NODE, COLLAR


CELL CAPACITOR PLATE STRUCTURE
NODE DIELECTRIC


BURIED PLATE


FIG. 1A (PRIOR ART)


2/8




















6/8

